CLAIMS

What is claimed is:

1	1.	A graphics pipeline system for graphics processing, comprising:
2	(a)	a transform module adapted for being coupled to a buffer to receive vertex
3		data therefrom, the transform module being positioned on a single
4		semiconductor platform for transforming the vertex data from object space to
5		screen space;
6	(b)	a lighting module coupled to the transform module and positioned on the
7		same single semiconductor platform as the transform module for performing
8		lighting operations on the vertex data received from the transform module;
9		and
10	(c)	a rasterizer coupled to the lighting module and positioned on the same single
11		semiconductor platform as the transform module and lighting module for
12		rendering the vertex data received from the lighting module.
1	2.	The system as recited in claim 1, wherein the lighting module includes:
2	(a)	a plurality of input buffers adapted for receiving the vertex data;
3	(b)	a multiplication logic unit having a first input coupled to an output of one of
4		the input buffers and a second input coupled to an output of one of the input
5		buffers;
6	(c)	an arithmetic logic unit having a first input coupled to an output of one of the
7		input buffers and a second input coupled to an output of the multiplication
8		logic unit;
9	(d)	a first register unit having an input coupled to the output of the arithmetic
10		logic unit and an output coupled to the first input of the arithmetic logic unit;
11	(e)	a second register unit having an input coupled to the output of the arithmetic
12		logic unit and an output coupled to the first input and the second input of the
13		multiplication logic unit;
14	(f)	a lighting logic unit having a first input coupled to the output of the
15		arithmetic logic unit, a second input coupled to the output of one of the input

17		unit; and
18	(g)	a memory coupled to at least one of the inputs of the multiplication logic unit
19	(6)	and the output of the arithmetic logic unit.
1	3.	The system as recited in claim 2, wherein an output of one of the input
2		buffers is coupled to an output of the lighting module via a delay.
1	4.	The system as recited in claim 3, wherein the output of the arithmetic logic
2		unit and an output of one of the input buffers are coupled to the output of the
3		lighting module by way of a multiplexer.
1	5.	The system as recited in claim 2, wherein the output of the multiplication
2		logic unit has a feedback loop coupled to the second input thereof.
1	6.	The system as recited in claim 2, wherein the second input of the lighting
2		logic unit is coupled to an output of one of the input buffers via a delay.
1	7.	The system as recited in claim 2, wherein the output of the lighting logic unit
2		is coupled to the first input of the multiplication logic unit via a first-in first-
3		out register unit.
1	8.	The system as recited in claim 2, wherein the output of the lighting logic unit
2		is coupled to the first input of the multiplication logic unit via a conversion
3		module adapted for converting scalar vertex data to vector vertex data.
1	9.	The system as recited in claim 1, wherein the transform module includes:
2	(a)	an input buffer adapted for receiving vertex data;
3	(b)	a multiplication logic unit having a first input coupled to an output of the
4		input buffer;

5	(c)	an arithmetic logic unit having a first input coupled to an output of the
6		multiplication logic unit;

- 7 (d) a register unit having an input coupled to an output of the arithmetic logic unit;
- 9 (e) an inverse logic unit including an input coupled to the output of the
 10 arithmetic logic unit or the register unit for performing an inverse or an
 11 inverse square root operation;
- 12 (f) a conversion module coupled between an output of the inverse logic unit and 13 a second input of the multiplication logic unit, the conversion module 14 adapted to convert scalar vertex data to vector vertex data; and
- 15 (g) a memory coupled to the multiplication logic unit and the arithmetic logic unit.
- 1 10. The system as recited in claim 9, wherein the memory is coupled to the second input of the multiplication logic unit.
- 1 11. The system as recited in claim 9, wherein the memory has a write terminal coupled to the output of the arithmetic logic unit.
- 1 12. The system as recited in claim 9, wherein the output of the multiplication logic unit has a feedback loop coupled to the first input thereof.
- 1 13. The system as recited in claim 9, wherein the output of the register unit is coupled to the first input of the multiplication logic unit.
- 1 14. The system as recited in claim 13, wherein the output of the register unit is coupled to the second input of the multiplication logic unit.
- 1 15. The system as recited in claim 9, wherein the output of the arithmetic logic unit has a feedback loop connected to the second input thereof.

- 1 16. The system as recited in claim 15, wherein the feedback loop has a delay
- 2 coupled thereto.
- 1 17. The system as recited in claim 1, wherein the rasterizer operates in
- 2 homogeneous clip space.
- 1 18. The system as recited in claim 1, wherein the rasterizer is adapted for
- 2 receiving a primitive defined by a plurality of vertices each including a W-
- 3 value; and identifying an area based on the W-values, wherein the area is
- 4 representative of a portion of a display to be drawn corresponding to the
- 5 primitive.
- 1 19. A graphics pipeline system for graphics processing, comprising:
- 2 (a) transform means adapted for being coupled to a buffer to receive vertex data
- 3 therefrom, the transform means positioned on a single semiconductor
- 4 platform for transforming the vertex data from object space to screen space;
- 5 (c) lighting means positioned on the same single semiconductor platform as the
- 6 transform means for performing lighting operations on the vertex data
- 7 received from the transform means; and
- 8 (d) rasterizer means positioned on the same single semiconductor platform as the
- 9 transform means and lighting means for rendering the vertex data received
- from the lighting means.
- 1 20. A method for graphics processing, comprising:
- 2 (a) transforming vertex data from object space to screen space;
- 3 (b) lighting the vertex data; and
- 4 (c) rendering the vertex data, wherein the vertex data is transformed, lighted, and
- 5 rendered on a single semiconductor platform.
- 1 21. The method as recited in claim 20, wherein prior to rendering, the graphics
- 2 processing further comprises: receiving a primitive defined by a plurality of

- 3 vertices each including a W-value; and identifying an area based on the W-
- 4 values, wherein the area is representative of a portion of a display to be drawn corresponding to the primitive.
- 1 22. A graphics pipeline system for graphics processing, comprising:
- 2 (a) a lighting module adapted for being coupled to a transform module to receive
- 3 vertex data therefrom, the lighting module being positioned on a single
- 4 semiconductor platform for performing lighting operations on the vertex data
- 5 received from the transform module; and
- 6 (b) a rasterizer coupled to the lighting module and positioned on the same single
- 7 semiconductor platform as the lighting module for rendering the vertex data
- 8 received from the lighting module.
- 1 23. A method for graphics processing, comprising:
- 2 (a) lighting vertex data; and
- 3 (b) rendering the vertex data, wherein the vertex data is lighted and rendered on
- 4 a single semiconductor platform.
- 1 24. A graphics pipeline system for graphics processing, comprising:
- 2 (a) a transform module adapted for being coupled to a buffer to receive vertex
- data therefrom, the transform module being positioned on a single
- 4 semiconductor platform for transforming the vertex data from object space to
- 5 screen space; and
- 6 (b) a rasterizer positioned on the same single semiconductor platform as the
- 7 transform module for rendering the vertex data.
- 1 25. A method for graphics processing, comprising:
- 2 (a) transforming vertex data from object space to screen space; and
- 3 (b) rendering the vertex data, wherein the vertex data is transformed and
- 4 rendered on a single semiconductor platform.